SINGLE BANK DUAL-PORT MEMORY-BASED FFT FOR FIELD PROGRAMMABLE GATE ARRAYS

Abstract

A new efficient memory-based FFT calculation method is presented using dual-port memories. Algorithm mainly targets FieldProgrammable Gate Arrays (FPGA). A semi-in-place calculation of FFT stages is presented to have both reads and writes in asingle clock while keeping the memory size equal to the FFT size. The \"semi-\" word implies that the writes are not to theoriginal/expected position. At each intermediate calculation, the outputs are written to the position where the reads are done sothat the unused data is not overwritten. Compared to multi-bank memory FFT approaches, proposed memory addressingschema is both simpler to logically establish and requires lower count of logical elements. It is shown that the proposedapproach accomplishes FFT task in lowest count of clock cycles among the single bank memory-based FFT algorithms.However, two-port single-bank size-N memory requirement limits the proposed design to radix-2.